## Express Mail Certificate No. EV298592654US

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE APPLICATION FOR LETTERS PATENT

Applicants:

SHENG-LYANG JANG

HSUEH-MING LU JAMES LIU JIMMY HSIEH

Title : ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT

11 Claims

8 Sheets of Drawings

William E. Pelton Reg. No. 25,702 Donald S. Dowden Reg. No. 20,701 Cooper & Dunham LLP 1185 Avenue of the Americas New York, New York 10036 (212) 278-0400

## ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT

RACKGR	OUND	OF THE	INVENTIO	N
- DAUNUM	COUND			

1.	Field	of the	Inv	ention
	1 1010	OI HIL	T T T A	CIICICII

1

2

3

20

21

22

23

24

- The present invention is related to an electrostatic discharge (ESD)
- 5 protection circuit, in particular to a circuit that is capable of providing ESD
- 6 having a metal oxide semiconductor field effect transistor (MOSFET) coupled
- 7 onto a silicon controlled switch (SCS) so as to switch the silicon controlled
- 8 switch (SCS) to a conductive state to create a discharging path.

# 9 2. Description of Related Art

- An integrated circuit (IC) or semiconductor device is generally susceptible
  to electrostatic discharge (ESD), which is a discharge current for a short duration
  in which a large amount of current is passed onto the device. The electrostatic
  charges may come from the human body. The voltage difference between the
  body and the device will produce a spike when the human body makes contact
  with the device. This short circuit carrying high voltage may damage the internal
  circuit of the device if it is not provided with ESD protection.
- 17 Many schemes have been implemented to protect an IC from ESD. Two of 18 the commonly used circuit designs for ESD protection are used for discussion 19 here.
  - The first scheme uses an insulated-gate metal oxide semiconductor field effect transistor (MOSFET) to build the ESD protection circuit. When ESD occurs, the metal oxide semiconductor field effect transistor (MOSFET) will be enabled, and then the parasitic bipolar junction transistor (BJT) will be triggered into conduction to form a discharging path. When ESD is terminated, the metal

oxide semiconductor field effect transistor (MOSFET) will be disabled. The 1 2 advantage of using such design for the protection circuit design is that the protection circuit is able to operate with no latch-up problem, that is because the 3 holding voltage is usually greater than the terminal voltage over the positive 4 power supply terminal V<sub>DD</sub> when the ESD is terminated, so the latch-up will 5 never occur. However, the disadvantage is that the discharge rate of electrostatic 6 7 charges is unsatisfactory. Latch-up is an abnormal phenomenon that occurs when a current path is 8 created between the positive and negative power supply nodes in a 9 semiconductor device. A low-resistance path can pass current at high voltage 10 levels that exceed the tolerance of the circuit. Consequently, such large currents 11 can cause malfunction of the circuit and permanent damage to the circuit. 12 The second scheme, as shown in Fig. 7, is to use a silicon controlled switch 13 (SCR) (70) (SCR) between the positive power supply terminal  $V_{DD}$  and the 14 ground terminal  $V_{SS}$  to build the ESD protection circuit. When ESD occurs, a 15 high voltage will appear over the positive power supply terminal  $V_{DD}$  coupled 16 with a resistor (71), which will cause the silicon controlled switch (SCR) (70) to 17 be forward biased and triggered into conduction, so that a discharging path is 18 19 formed between the positive power supply terminal V<sub>DD</sub> and the ground terminal V<sub>ss</sub> for providing electrostatic discharge protection. 20 Comparing with other ESD protection circuits, the discharge rate of the 21 above circuit using the silicon controlled switch (SCR) (70) is the best. Since the 22 ESD protection circuit using a silicon controlled switch (SCR) can provide 23

effective ESD protection for IC components, circuit designers often use this

scheme to create an ESD protection circuit in IC components. Nevertheless, this 1 2 control circuit unfortunately requires a higher trigger voltage, which poses a 3 limitation on its applications. 4 To solve the high trigger voltage problem, many types of modified circuits have been proposed. One such scheme, shown in Fig. 8, is a silicon controlled 5 6 rectifier (SCR) circuit (LVTSCR) that uses low voltage to trigger the silicon controlled rectifier (SCR) into conduction. Another one, as shown in Fig. 9, uses 7 8 low voltage gate coupled silicon controlled rectifier (SCR) circuit(GCSCR)... Still another one, shown in Fig. 10, uses a diode array to trigger the silicon 9 controlled rectifier (SCR) circuit (DCTSCR). A final one, as shown in Fig. 11, 10 uses a Zener diode to trigger the silicon controlled rectifier (SCR) circuit 11 (ZDTSCR). The above-mentioned ESD protection circuits disclosed have 12 lowered the trigger voltage, but the latch-up problem still remains. 13 The ESD protection circuit shown in Fig. 9 has an NPN transistor of the 14 silicon controlled rectifier (SCR) (70) and the field effect transistor connected in 15 16 parallel, and the gate electrode is connected to an RC circuit. In certain operation conditions, when the terminal over-voltage stress occurs in the active mode, 17 even though the gate coupled silicon controlled rectifier (SCR) can operate with 18 19 a lower trigger voltage, the circuit still needs an appropriate RC circuit for 20 controlling the conduction time. It is possible that the silicon controlled rectifier (SCR) will remain in latch-up after the transient state is terminated, and the SCR 21 may also fail in countering the DC over-voltage stress. These are the 22

The ESD protection circuit, shown in Fig. 10, uses a diode array to trigger

disadvantages of using this scheme.

23

the silicon controlled rectifier (SCR) into conduction. This scheme is not only

2 able to use a lower trigger voltage, it can also offer protection against over-

voltage stress in both active and inactive modes of the IC. However, the leakage

4 current from the diode array D1-D4 in the forward bias is a serious problem.

5 The ESD protection circuit, shown in Fig. 11, uses a Zener diode to trigger

6 the silicon controlled rectifier (SCR) circuit into conduction. This scheme has

the advantage of a lower trigger voltage for the silicon controlled rectifier (SCR)

8 circuit like the diode array mentioned above, and it offers protection against

terminal over-voltage stress in both active and inactive modes, but it has the

weakness of needing a longer time to enter the conduction stage.

From the foregoing, the above schemes have provided different modifications for the ESD protection circuit, nevertheless the conventional silicon controlled rectifier (SCR) circuit still has the problems of leakage current, high trigger voltage, low holding voltage, and latch-up problem; and the MOSFET circuit still has the problems of poor discharge rate and using too much space in the circuit.

### SUMMARY OF THE INVENTION

3

7

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

The main object of the present invention is to provide an ESD protection circuit that is characterized by a low trigger voltage, high discharge rate and no latch-up problem, so that the IC can be operated with higher reliability and efficiency.

To this end, the ESD protection circuit, in accordance with the present invention, is composed of:

a silicon controlled switch (SCS) being installed between the positive and

1 negative power supply nodes; 2 a switch control circuit being installed between the positive power supply 3 terminal and the gate electrode of the silicon controlled switch (SCS); 4 a metal oxide semiconductor field effect transistor (MOSFET) being 5 connected to the emitter of a parasitic transistor in the silicon controlled switch 6 (SCS) to control the breakover of the SCR in the active and inactive modes; and 7 a transistor control circuit being installed between the positive power supply terminal and the metal oxide semiconductor field effect transistor 8 9 (MOSFET). 10 Using the above structure, when the terminal forward over-voltage stress occurs in the active mode, the transistor control circuit outputs a sufficiently high 11 voltage to cause the metal oxide semiconductor field effect transistor (MOSFET) 12 to be enabled, and at the same time the switch control circuit produces an 13 14 avalanche current or other trigger current for triggering the silicon controlled switch (SCS) into conduction, thus a discharging path is created. Since the 15 silicon controlled switch (SCS) remains in a conduction state, the terminal 16 voltage over the positive power supply terminal will decrease rapidly to the level 17 18 of the holding voltage of the silicon controlled switch (SCS) for ESD protection. 19 This circuit design has the advantages of using a lower trigger voltage to increase 20 the efficiency of ESD protection. 21 The above mentioned silicon controlled switch (SCS) is formed by an NPN 22 transistor and a PNP transistor, wherein the PNP transistor uses the emitter to act 23 as the first anode of the SCR, and the collector coupled to the base of the NPN

transistor, and the base of the PNP transistor coupled to the collector of the NPN

1 transistor to act as the gate electrode of the SCR.

The above mentioned metal oxide semiconductor field effect transistor 2 (MOSFET) has the drain coupled to the emitter of the NPN transistor in the 3 silicon controlled switch (SCS), and the gate electrode coupled to the transistor 4 control circuit. 5 The above mentioned transistor control circuit is formed by a capacitor and 6 a resistor, wherein the circuit junction is coupled to the gate electrode of the 7 metal oxide semiconductor field effect transistor (MOSFET), such that through 8 adjustment of the capacitor and resistor values the time constant of the RC circuit 9 10 can be determined, for use in controlling the conduction time of the metal oxide semiconductor field effect transistor (MOSFET), so as to give sufficient time for 11 reducing the terminal over-voltage stress in the active mode to the minimum. 12 The circuit function is to control the conductive state of the MOSFET and the 13 14 conduction time. The above mentioned transistor control circuit can be built with other 15 16 circuits with equivalent functions. 17 The above switch control circuit is created with a Zener diode connected 18 across the base electrodes of complementary PNP/NPN transistors in the silicon 19 controlled switch (SCS), so that the discharge current can continue after the 20 metal oxide semiconductor field effect transistor (MOSFET) is disabled. This 21 transistor control circuit may be replaced by other circuits with equivalent circuit 22 functions. 23 In the above mentioned switch control circuit, the Zener diode is further connected to a diode in series, so that the Zener diode would not be destroyed 24

- when terminal over-voltage stress in a backward direction occurs in the active
- 2 mode, and the diode can also reduce the leakage current from the Zener diode in
- 3 a forward direction.
- The diode array is connected in series in series between the silicon
- 5 controlled switch (SCS) and the ground terminal, so that when the terminal
- 6 over-voltage stress in the active mode is removed, the silicon controlled switch
- 7 (SCS) can remain in the conductive state, and the diode array can also boost the
- 8 holding voltage in the inactive mode for ESD protection.
- The above mentioned diode array may be connected between the positive
- power supply terminal and the silicon controlled switch (SCS).
- Other objectives, advantages and novel features of the invention will
- become more apparent from the following detailed description when taken in
- conjunction with the accompanying drawings.

### BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a system block diagram of the present invention;
- Fig. 2 is a schematic diagram of the circuit design in the first embodiment of
- 17 the invention;

- Fig. 3 is a schematic diagram of the circuit design in the second
- 19 embodiment of the invention;
- Fig. 4 is a schematic diagram of the circuit design in the third embodiment
- 21 of the invention;
- Fig. 5 is a schematic diagram of the circuit design in the fourth embodiment
- 23 of the invention;
- Fig. 6 is a schematic diagram of the circuit design in the fifth embodiment

- 1 of the invention;
- Fig. 7 is the schematic diagram of a conventional silicon controlled switch
- 3 (SCS) ESD protection circuit;
- 4 Fig. 8 is the schematic diagram of a low trigger voltage silicon controlled
- 5 switch (SCS) ESD protection circuit;
- Fig. 9 is the schematic diagram of a low trigger voltage gate coupled
- 7 conventional silicon controlled switch (SCS) ESD protection circuit;
- Fig. 10 is a diode array trigger conventional silicon controlled switch (SCS)
- 9 ESD protection circuit; and
- Fig. 11 is a Zener diode trigger conventional silicon controlled switch
- 11 (SCS) ESD protection circuit.
- 12 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
- The present invention can be implemented through three preferred
- embodiments with slightly different structures. These three preferred
- embodiments will now be described with reference to the accompanying
- 16 drawings.
- With reference to Fig. 1, the basic structure of the ESD protection circuit, in
- accordance with the present invention, comprises a silicon controlled switch
- 19 (SCS) (10), a switch control circuit (20), a metal oxide semiconductor field
- 20 effect transistor (MOSFET) (30), and a transistor control circuit (40).
- 21 The silicon controlled switch (SCS) (10) is connected between the positive
- 22 power supply terminal of  $V_{DD}$  and ground terminal  $V_{SS}$ .
- The switch control circuit (20) is connected between the positive power
- supply terminal  $V_{DD}$  and the gate electrode of the silicon controlled switch (SCS)

1 (10).

2 The metal oxide semiconductor field effect transistor (MOSFET) (30), denoted by Q1, is connected to the silicon controlled switch (SCS) (10) to 3 4 control the breakover of the silicon controlled switch (SCS) (10). The transistor control circuit (40) is installed between the positive power 5 supply terminal V<sub>DD</sub> and the metal oxide semiconductor field effect transistor 6 7 (MOSFET) (30). The circuit function is to control the conduction of the MOSFET (30) and the conduction time. 8 9 When the terminal over-voltage stress occurs on the positive power supply terminal V<sub>DD</sub>, the above mentioned transistor control circuit (40) outputs a 10 sufficiently high voltage pulse to the metal oxide semiconductor field effect 11 transistor (MOSFET) (30) to enable the metal oxide semiconductor field effect 12 transistor (MOSFET) (30), and at the same time the switch control circuit (20) 13 produces an avalanche current to cause the silicon controlled switch (SCS) (10) 14 to be triggered into conduction to form a discharging path. Since the silicon 15 controlled switch (SCS) (10) remains in a conduction state, the voltage over the 16 positive power supply terminal V<sub>DD</sub> will drop rapidly to the level of holding 17 voltage of the silicon controlled switch (SCS), thus providing the ESD 18 19 protection. The schematic diagram of the above mentioned circuit is shown in Fig. 2. 20 The silicon controlled switch (SCS) (10) is formed by a PNP transistor (11) and 21 an NPN transistor (12), which can be implemented with bipolar transistors, 22 23 wherein the PNP transistor (11) uses the emitter to act as a first anode of the SCR, and the base being connected to the positive power supply terminal V<sub>DD</sub> through 24

a resistor R<sub>N</sub>, as a second anode of the SCR, and the PNP transistor (11) collector 1 2 being connected to the base of the NPN transistor (12) and further to the ground 3 terminal V<sub>SS</sub> through a resistor R<sub>SUB</sub> as a cathode, and the base of the PNP 4 transistor (11) being connected to the collector of the NPN transistor (12) as a 5 gate electrode of the SCR. The gate electrode is connected to the switch control 6 circuit (20). The complementary parasitic bipolar structures behave like pnpn 7 diodes that are normally reverse biased. The function of the switch control circuit (20) is to reduce the trigger 8 voltage for the silicon controlled switch (SCS) (10). There are a number of 9 10 possible implementations for the switch control circuit, such as using the avalanche breakdown on the drain of the metal oxide semiconductor field effect 11 transistor (MOSFET), gate coupled trigger, or Zener diode trigger mechanism. 12 In the present example, the switch control circuit (20) adopts the Zener diode 13 trigger, where the reference voltage is obtained by connecting a Zener diode (Z1) 14 across the base electrodes of complementary PNP/NPN transistors (11)/(12) in 15 16 the silicon controlled switch (SCS) (10), and the other end of the Zener diode (Z1) is connected to the positive power supply terminal  $V_{DD}$  through a resistor  $R_N$ . 17 18 The above metal oxide semiconductor field effect transistor (MOSFET) (30) is cascaded to the silicon controlled switch (SCS) (10) to form the ESD 19 20 protection circuit. In the present example, the drain of the above metal oxide 21 semiconductor field effect transistor (MOSFET) (30) is connected in series to 22 the emitter of the NPN transistor (12) in the silicon controlled switch (SCS) (10). Also, in the present example, the transistor control circuit (40) is formed by 23

a RC circuit, wherein one end of resistor R1 is connected to the negative power

- supply terminal V<sub>SS</sub>, and the other end linked to capacitor C1 through a node,
- 2 which is connected to the gate electrode of metal oxide semiconductor field
- 3 effect transistor (MOSFET) (30). The time constant of the RC circuit can be
- 4 determined by adjusting the values of resistor R1 and capacitor C1, so as to
- 5 control the conduction time of the metal oxide semiconductor field effect
- 6 transistor (MOSFET) (30).

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

- 7 The circuit structure used in the present invention has been explained above,
- 8 and the circuit action to provide ESD protection is to be explained below.
  - When the forward over-voltage stress occurs in the active mode over the positive power supply terminal  $V_{DD}$ , the transistor control circuit (40) outputs a sufficiently high voltage signal to enable the metal oxide semiconductor field effect transistor (MOSFET) (30), and at the same time the switch control circuit (20) produces an avalanche current to cause the silicon controlled switch (SCS) (10) to be triggered into conduction, thus a discharging path is formed. Since the silicon controlled switch (SCS) (10) remains in conduction, the voltage over the positive power supply terminal V<sub>DD</sub> will drop rapidly to the level of holding voltage of the silicon controlled switch (SCS) (10), thus providing the ESD protection for the IC. When the active mode over-voltage stress is terminated, the output signal of the transistor control circuit (40) will attenuate to the point of being unable to drive the metal oxide semiconductor field effect transistor (MOSFET) (30). At this time one side of the circuit in the silicon controlled switch (SCS) (10) will be open, therefore the latch-up phenomenon will not occur, due to the fact that the holding voltage is larger than the terminal voltage on the positive power supply terminal V<sub>DD</sub> when the active mode over-voltage

stress is terminated.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

When the backward over-voltage stress occurs in the active mode on the positive power supply terminal V<sub>DD</sub>, the transistor control circuit (40) will produce high voltage pulse in the backward direction, so it will be unable to drive the metal oxide semiconductor field effect transistor (MOSFET) (30) into conduction, and part of the silicon controlled switch (SCS) (10) will be switched to a conductive state, so that a discharging path is formed from the ground terminal V<sub>SS</sub> through the silicon controlled switch (SCS) (10) (from the base to the collector of NPN transistor) to the positive power supply terminal  $V_{DD}$ , therefore the present design can provide ESD protection even when the active mode backward over-voltage stress occurs. Also, when terminal over-voltage stress occurs in the active mode, the transistor control circuit (40) is able to decide the conduction time of the metal oxide semiconductor field effect transistor (MOSFET) (30), which in turn affects the conduction time of the silicon controlled switch (SCS) (10), therefore through appropriate control of the conduction time of the transistor control circuit (40), the effective terminal over-voltage stress in the active mode can be reduced to the minimum if sufficient conduction time is given to the silicon controlled switch (SCS) (10), thus providing the desired results in ESD protection. Also, when the over-voltage stress is terminated, if high voltage still exists over the positive power supply terminal  $V_{DD}$ , then the Zener diode(Z1) can allow the discharge current to continue even after the metal oxide semiconductor field effect transistor (MOSFET) (30) is disabled, because the terminal voltage over

the positive power supply terminal V<sub>DD</sub> is greater than the breakdown voltage of the Zener diode(Z1) to cause the Zener diode(Z1) to switch to a conductive state,

3 so the avalanche current can drive the PNP transistor (11) of the silicon

4 controlled switch (SCS) (10) into the active region, and at this time two

5 discharging paths are formed: the first one is from the positive power supply

6 terminal  $V_{DD}$  through the Zener diode(Z1) to the ground terminal  $V_{SS}$ , and the

7 second one is from the positive power supply terminal V<sub>DD</sub> through the PNP

8 transistor (11) to the ground terminal V<sub>SS</sub>. Since that one side of the circuit in the

silicon controlled switch (SCS) (10) through the Zener diode (Z1) remains

closed, the discharge current can be continued after the over-voltage stress is

11 terminated.

9

10

12

13

14

15

16

17

18

19

20

21

22

23

24

The second preferred embodiment of the invention is shown in Fig. 3, in which the structure is slightly different from the previous example in that a diode array D1-D4 is connected in series between the silicon controlled switch (SCS) (10) and the ground terminal  $V_{SS}$ . The Zener diode (Z1) of the switch control circuit (20) is connected in series to diode D5 installed across the base electrodes of complementary PNP/NPN transistors (11)/ (12) in the silicon controlled switch (SCS) (10).

The operation principle of the circuit is similar to the previously explained example, with the exception that, when the discharging path is formed and the active mode over-voltage stress is terminated, the output voltage of the transistor control circuit (40) will be attenuated to the point of being unable to drive the metal oxide semiconductor field effect transistor (MOSFET) (30), but the emitter of NPN transistor (12) in the silicon controlled switch (SCS) (10) is

connected in series to the diode array D1-D4, which causes the silicon controlled 1 2 switch (SCS) (10) to remain in a conductive state, and can also boost the holding

3 voltage in the inactive mode for ESD protection.

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

4 As for the diode D5 connected between the Zener diode (Z1) in the switch 5 control circuit (20) and the base of the NPN transistor (12) in the silicon 6 controlled switch (SCS) (10), the presence of the diode D5 not only can protect the Zener diode (Z1) when backward over-voltage stress occurs in the active 7 mode over the positive power supply terminal  $V_{DD}$ , but also is able to reduce 8 leakage current from the Zener diode (Z1).

One characteristic of this embodiment over prior art is that the silicon controlled switch (SCS) (10) can be triggered into conduction to provide effective protection notwithstanding that the terminal over-voltage stress occurs in the active or inactive mode. Since the diode array D1-D4 is connected in series to the emitter of the NPN transistor (12) in the silicon controlled switch (SCS) (10), the holding voltage can be significantly boosted to prevent the latch-up phenomenon in both the active mode and inactive modes.

The third embodiment of the invention is shown in Fig. 4, in which the location of the diode array D1-D4 is changed, which is now installed between the emitter of PNP transistor (11) in the silicon controlled switch (SCS) (10) and the positive power supply terminal V<sub>DD</sub>, and the metal oxide semiconductor field effect transistor (MOSFET) (30) is installed between the positive power supply terminal  $V_{DD}$  and the silicon controlled switch (SCS) (10), and yet a similar operation result is obtained. That is, the silicon controlled switch (SCS) (10) can be switched to the conductive state notwithstanding whether the terminal over-

- 1 voltage stress occurs in the active or inactive mode, and the holding voltage can
- 2 be boosted to prevent latch-up in the active and inactive modes.
- With reference to Fig. 5, the difference between the fourth embodiment and
- 4 the first embodiment is that the original Zener diode in Fig. 2 is replaced by a
- 5 NMOS transistor because the NMOS transistor has the superior response
- 6 capability than the Zener diode. Therefore, the SCS will be rapidly turns to
- 7 holding state when the terminal over-voltage stress occurs.
- 8 In Fig. 6, a complementary configuration of Fig. 2 is shown, where the
- 9 NMOS transistor (Q1) in Fig. 2 is replaced with a PMOS transistor (Q1) that is
- 10 connected to the emitter of the PNP transistor.
- In summary, a new method of triggering the silicon controlled switch (SCS)
- is disclosed in the present invention, wherein the silicon controlled switch (SCS)
- can be safely switched to a conductive state when the terminal over-voltage
- stress occurs in the active mode, and the silicon controlled switch (SCS) can be
- 15 rapidly triggered into conduction to cause terminal over-voltage stress over the
- positive power supply terminal to decrease rapidly to the level of the holding
- 17 voltage of the silicon controlled switch (SCS) to provide the ESD protection for
- 18 the IC. When the over-voltage stress is terminated, the metal oxide
- 19 semiconductor field effect transistor (MOSFET) is disabled, but since the
- 20 emitter of NPN transistor in the silicon controlled switch (SCS) is connected in
- 21 series to the diode array, the silicon controlled switch (SCS) is able to remain in a
- 22 conductive state notwithstanding whether the terminal over-voltage stress occurs
- 23 in the active mode or inactive mode, and the holding voltage can be significantly
- boosted to prevent latch-up in the active and inactive modes.

- 1 It is to be understood, however, that even though numerous
- 2 characteristics and advantages of the present invention have been set forth in the
- 3 foregoing description, together with details of the structure and function of the
- 4 invention, the disclosure is illustrative only, and changes may be made in detail,
- 5 especially in matters of shape, size, and arrangement of parts within the
- 6 principles of the invention to the full extent indicated by the broad general
- 7 meaning of the terms in which the appended claims are expressed.